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(57) ABSTRACT 
Disclosed are methods for fabricating encapsulated micro-
electromechanical systems (MEMS) devices. A MEMS 
device fabricated on a CMOS wafer is encapsulated using an 
etch resistant thin film layer prior to the release of the MEMS 
device. Once CMOS processing is completed, the wafer is 
etched to release the MEMS device. If the MEMS is fabri-
cated on a silicon-on-insulator (SOI) wafer, the buried oxide 
of the SOI wafer acts as an etch stop for the etching. A 
sacrificial layer(s) is accessed and removed from the back 
side of the wafer, while the front side of the wafer is protected 
by a masking layer. The MEMS device is released without 
having any detrimental effects on CMOS components. If 
desired, the wafer can be mounted on another substrate to 
provide hermetic or semi-hermetic sealing of the device. 
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1 
METHOD FOR SEALING AND BACKSIDE 
RELEASING OF 
MICROELECTROMECHANICAL SYSTEMS 
2 
have methods that are suitable for sealing and releasing 
MEMS integrated with CMOS or microelectronics circuits 
on a common substrate. It would be desirable to have micro-
electromechanical devices that are fabricated using the meth-
RELATED APPLICATION 5 ods. 
This Application claims priority under 35 U.S.C. § 119( e) 
to U.S. Provisional Application Serial No. 60/809, 772, 
entitled "METHOD OF SEALING (PACKAGING) AND 
BACKSIDE RELEASE FOR MICROELECTROME- 10 
CHANICAL SYSTEMS" filed on May 31, 2006. 
BACKGROUND 
BRIEF DESCRIPTION OF THE DRAWINGS 
The various features and advantages of the present inven-
tion may be more readily understood with reference to the 
following detailed description taken in conjunction with the 
accompanying drawings, wherein like reference numerals 
designate like structural elements, and in which: 
The present invention relates generally to microelectrome-
chanical systems processing and fabrication methods, and 
more particularly, to methods for sealing (i.e., packaging) and 
backside releasing of microelectromechanical systems 
(MEMS). 
FIGS. 1-5 illustrate exemplary processing method for pro-
15 ducing an exemplary MEMS device on a CMOS wafer; 
FIG. 6 illustrates another exemplary embodiment of a 
MEMS device fabricated in accordance with the disclosed 
method that includes an intermediate metallic bonding layer; 
FIG. 7 illustrates another exemplary embodiment of a 
MEMS device fabricated in accordance with the disclosed 
method; 
Reliable sealing/packaging of movable micromechanical 
devices is a very critical and challenging step in commercial 20 
development of such devices in industrial environments. The 
challenging aspect is having a hermetically sealed cap on top 
of the MEMS device that completely isolates it from the 
surrounding environment while maintaining the movability 
for the critical mechanical parts of the structure. In other 25 
words, the cap should not be in touch with any of the movable 
sections of the micromechanical system. Furthermore, for 
most micromechanical devices, operation in an inert or stable 
environment (sometimes vacuum) is a necessity or helps 
maximize the performance. On the other hand, the ability to 30 
integrate micromechanical sensors and actuators with active 
electronic circuitry is of great interest and is a key step in 
achieving higher levels of performance and integration in 
microelectronics. 
FIG. 8 illustrates yet another exemplary embodiment of a 
MEMS device fabricated in accordance with the disclosed 
method; and 
FIG. 9 illustrates yet another exemplary embodiment of a 
MEMS device fabricated in accordance with the disclosed 
method. 
DETAILED DESCRIPTION 
Disclosed are microelectromechanical devices and pack-
aging methods that encapsulate a MEMS portion of a CMOS 
wafer using an etch resistant (HF-resistant) thin film layer 
(such as silicon nitride, polysilicon, metal, or polymers) prior 
to releasing of the MEMS device (in HF solution, for 
example). Once the CMOS circuit and MEMS device pro-
cessing is completed, the wafer is wet or dry etched from the 
back side beneath the MEMS device portion. If the MEMS 
device is fabricated on a silicon-on-insulator (SOI) wafer, for 
example, the buried oxide of the SOI wafer acts as an etch stop 
Many high-performance MEMS devices use silicon diox- 35 ide as a sacrificial layer during the fabrication process. The 
sacrificial dioxide must be removed at the end of the fabrica-
tion process to release the device andrender it movable and/or 
functional. The removal of the silicon dioxide is typically 
carried out in a hydrofluoric acid and de-ionized water (HF/ 
H2 0) solution, which could also attack and damage passiva-
tion and interconnect layer(s) of a CMOS wafer. Therefore, 
sealing and release techniques that alleviate this problem are 
40 for backside etching. The front side of the wafer is protected 
by a masking layer, and the sacrificial layer(s) of the MEMS 
device is then accessed and removed from the back side of the 
wafer. The MEMS device is therefore released without hav-
ing any detrimental effect on CMOS circuit. If desired, after of great interest. 
Various references discuss MEMS devices and processing 
methods for producing such devices. These include U.S. Pat. 45 
No. 7,023,065 ofF. Ayazi et al., issued Apr. 4, 2006, U.S. Pat. 
No. 6,841,861 of Fredrick T. Brady issued January, 2005, 
U.S. Pat. No. 6,743,656 of Orcutt, et al., issued June 2004, 
U.S. Pat. No. 6,469,909 of Simmons, issued October 2002, a 
paper by S. Pourkamali and F. Ayazi, entitled "High fre- 50 
quency capacitive micromechanical resonators with reduced 
motional resistance using the HARPSS technology," pro-
ceedings, 5 Silicon RF topical meeting 2004, pp. 147-150, 
and a paper by S. Pourkamali, Z. Hao and F. Ayazi, entitled 
"VHF single crystal silicon side supported disk resonators- 55 Part II: implementation and characterization" Journal of 
Micro Electro Mechanical Systems, Vol. 13, Issue 6, Decem-
ber 2004, pp. 1054-1062. U.S. Pat. No. 5,963,788 ofBarronet 
al. issued Oct. 5, 1999 discloses a method to integrate MEMS 
devices with CMOS circuits. However, none of these refer-
ences disclose or suggest a method for encapsulating the 60 
MEMS portion of a CMOS wafer, and releasing the wafer for 
long period of time in HF without damaging the CMOS 
portion. 
It would be desirable to have methods for sealing and 
backside releasing of microelectromechanical systems with 65 
the possibility of providing a vacuum environment to the 
microelectromechanical device. It would also be desirable to 
releasing the wafer can be mounted on or hermetically 
bonded to another wafer (carrier wafer or package substrate) 
to provide hermetic or semi-hermetic sealing of the MEMS 
device. The hermetically-bonded carrier wafer or package 
substrate can have getter thin-films deposited on the areas 
exposed to the MEMS portion to ensure long-term vacuum. 
The disclosed method is a generic packaging and/or seal-
ing and release method that can be used with other types of 
sacrificial layers besides silicon dioxide, including germa-
nium, and aluminum, for example. The method is also not 
limited to CMOS wafers and can be applied to many types of 
MEMS devices on various substrates, including silicon-car-
bide-on-insulator substrate (with or without circuitry), for 
example. 
Referring to the drawing figures, FIGS. 1-5 illustrate an 
exemplary processing method 10 for producing a MEMS 
device 20 on a CMOS silicon-on-insulator (SOI) wafer 11 
(such as a silicon-on-oxide wafer 11) that is used to encapsu-
late and release the MEMS device 20 from the CMOS SOI 
wafer 11. The CMOS SOI wafer 11 comprises a lower silicon 
handle layer 12, an insulating layer 13 such as a silicon 
dioxide layer 13 (1-3 micrometers in thickness), and an upper 
device layer 14 that can be a few micrometers to a few hun-
dreds of micrometers in thickness. It should be mentioned 
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that the use of SOI wafers is not necessary to render the 
sealing and backside release technique disclosed in this appli-
cation operational. Regular silicon wafers can be used equally 
well with this technique. The advantage of the SOI wafer is in 
providing electrical isolation between the body of the MEMS 5 
devices and the substrate, as well as providing an etch stop 
during the backside release of the MEMS device, which in 
turn enables accurate control of the thickness of the MEMS 
device and protects it from the silicon etchant. Silicon car-
bide, silicon carbide-on-insulator, (ultra) nano-crystalline 10 
diamond, gallium arsenide wafers can be used equally well in 
this method. 
As is shown in FIG. 1, a representative MEMS device 20, 
such as a capacitive micromechanical resonator, a gyroscope 
or an accelerometer, for example, is fabricated in the CMOS 15 
wafer 11. The MEMS device could be fabricated prior to, 
between, or after the CMOS fabrication steps. The MEMS 
device can be fabricated using the well-known HARPSS pro-
cess as outlined in U.S. Pat. No. 7,023,065 of Ayazi et al. The 
MEMS device 20 is fabricated with a movable or vibratable 20 
4 
device 20 and CMOS circuit 24 may be mounted on or 
bonded to a second substrate 31 or wafer 31, comprising a 
carrier wafer 31 or package substrate 31. 
FIG. 6 illustrates another embodiment of a CMOS SOI 
wafer 11 comprising a MEMS device 20 and a CMOS circuit 
24 fabricated using the method disclosed with reference to 
FIGS. 1-5. This embodiment of the wafer 11 includes an 
intermediate metallic bonding layer 32 (e.g., gold) interposed 
between the handle substrate 12 and the second substrate 31 
or wafer 31 (carrier wafer 31 or package substrate 31). FIG. 6 
also illustrates that a getter material/layer 33 or nanogetter 
layer 33 may be disposed in the cavity beneath the MEMS 
device 20. The getter 33 acts to create a vacuum surrounding 
the MEMS device 20. 
FIG. 7 illustrates another exemplary embodiment of a 
MEMS device 20 fabricated in accordance with the disclosed 
method. In this embodiment, the MEMS device 20 is fabri-
cated on the back side of the CMOS wafer 11. The CMOS 
wafer can be an SOI wafer in which the MEMS device is 
fabricated in the handle layer prior to, between or after fab-
rication of the CMOS circuit 24. In fabricating this embodi-
ment, the optional masking layer 26 is used on the front side 
of the wafer 11 on top of the passivation layer 25 to protect the 
CMOS circuit 24 during release of the backside MEMS 
silicon structure 21 surrounded by a removable sacrificial 
layer 22, such as silicon dioxide, for example. The MEMS 
device 20 is sealed using an etch resistant layer 23, such as a 
low pressure chemical vacuum deposited (LPCVD) hydrof-
luoric acid (HF) resistant layer 23, which may be silicon 
nitride and/or polysilicon, for example. 
As is shown in FIG. 2, a conventional CMOS circuit 24 is 
fabricated that is typically electrically connected to the 
MEMS device 20 and other components fabricated on the 
CMOS SOI wafer 11 using lithographically-defined intercon-
nects (not shown). The MEMS device 20 and CMOS circuit 
25 device. The MEMS device 20 can be electrically connected to 
the front side CMOS circuit 24 using through wafer electrical 
via lines or using some external wiring means. In this embodi-
ment, the use of the HF-resistant layer 23 is not necessary. 
FIG. 8 illustrates yet another exemplary embodiment of a 
30 MEMS device 20 fabricated in accordance with the disclosed 
24 are covered by a passivation layer 25 that protects the 
devices 20, 24. Although not necessary, peripheral trenches 
can be etched around the MEMS device( s) through the upper 
device and oxide layers of the SOI wafer, and filled with the 35 
HF-resistant layer 23 to block lateral undercut of the buried 
oxide of the SOI wafer during the backside release. As will be 
discussed below, the MEMS device 20 needs to be released, 
i.e., the sacrificial layer surrounding all or portion of the 
MEMS device needs to be removed to render the device 40 
movable so that it can properly function. This is achieved by 
removing the sacrificial layer 22, typically using a HF/H2 0 
solution. However, the CMOS portion of the wafer 11 should 
not be exposed to the HF /H2 0 solution as it can also attack and 
remove the passivation and/or the metallization layers 25 and 45 
damage the CMOS circuit 24. 
Therefore, as is shown in FIG. 3, a solid (unpatterned) 
masking layer 26 is deposited on the front side of the wafer 11 
method. This embodiment is substantially the same as is 
shown in FIG. 7, but the SOI wafer 21 is mounted 17 to the 
second substrate 31 or wafer 31, comprising the carrier wafer 
31 or package substrate 31. An optional cavity is formed in the 
carrier wafer 31 or package substrate 31 to create a clearance 
between the MEMS device and the second substrate 31 or 
wafer 31. A getter material/layer 33 or nanogetter layer 33 
may be disposed in the cavity in the carrier wafer 31 or 
package substrate 31 which is used to create a vacuum sur-
rounding the MEMS device 20. 
FIG. 9 illustrates yet another exemplary embodiment of a 
MEMS device 20 fabricated in accordance with the disclosed 
method. This embodiment is substantially the same as is 
shown in FIG. 8, with the SOI wafer 21 mounted 17 to the 
carrier wafer 31 or package substrate 31. In addition, this 
embodiment of the wafer 11 includes an intermediate metal-
lic bonding layer 32 such as gold interposed between the 
handle substrate 12 and the carrier wafer 31 or package sub-
strate 31. A cavity is formed in the carrier wafer 31 or package 
substrate 31. A getter material/layer 33 or nano getter layer 33 
may be disposed in the cavity in the carrier wafer 31 or 
package substrate 31 which is used to create a vacuum sur-
rounding the MEMS device 20. 
on top of the passivation layer 25. Then, the back side of the 
CMOS SOI wafer 11 is etched, using either a dry or wet 50 
etching procedure, to remove a portion of the handle layer 
beneath the MEMS device 20, and the silicon oxide layer 13 
acts as an etch stop. This produces a cavity 27 beneath the 
MEMS device 20. 
Then, as is shown in FIG. 4, the MEMS device 20 is 
released from the SOI wafer 21 using hydrofluoric acid (HF) 
solution, for example. Releasing the MEMS device 20 
removes the sacrificial layer 22 surrounding the moveable 
portion of the MEMS device 20 comprising the vibratable or 
movable silicon structure 21. The masking layer 26 is 60 
removed, as is shown in FIG. 5. This completes fabrication of 
the exemplary MEMS device 20. Note that the MOEMS 
device 20 may be fabricated using the techniques outlined in 
U.S. Pat. No. 7,023,065, the contents of which are incorpo-
rated herein by reference. 
Thus, methods of sealing and backside releasing of micro-
55 electromechanical systems (MEMS) devices have been dis-
closed. It is to be understood that the above-described 
In addition, and as is shown in FIG. 5, after the masking 
layer 26 is removed, the SOI wafer 21 comprising the MEMS 
65 
embodiments are merely illustrative of some of the many 
specific embodiments that represent applications of the prin-
ciples discussed above. Clearly, numerous and other arrange-
ments can be readily devised by those skilled in the art with-
out departing from the scope of the invention. 
What is claimed is: 
1. A method for encapsulating and integrating nano- and/or 
micro-electromechanical systems (MEMS) comprising: 
providing a semiconductor-on-insulator substrate com-
prising a handle layer, a device layer, and an insulating 
layer disposed between the handle and device layers; 
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fabricating a transistor-based circuit in the device layer; 
fabricating a MEMS device in the device layer; 
forming an etch resistant layer over the MEMS device and 
into the device layer; 
forming a silicon dioxide sacrificial layer; 
etching the handle layer beneath the MEMS device using 
the insulating layer as an etch stop; and 
6 
fabricating a MEMS device in the handle layer; 
fabricating, in the handle layer, a sacrificial layer that 
immobilizes the MEMS device; and 
releasing the MEMS device using an etchant to remove the 
sacrificial layer, wherein the masking layer is resistant to 
the etchant and the masking layer protects the transistor-
based circuit from the etchant. 
17. The method recited in claim 16 wherein the transistor 
based circuit is a CMOS circuit. 
18. The method recited in claim 17 wherein the MEMS 
device comprises a resonator. 
releasing the MEMS device from the device layer through 
the backside of the substrate using an etchant, wherein 
the etch-resistant layer is resistant to the etchant and the 10 
etch-resistant layer protects the transistor-based circuit 
from the etchant, 19. The method recited in claim 16 wherein the device 
layer of the substrate is a semiconductor selected from a 
group including single crystalline silicon, poly-crystalline 
15 silicon, silicon carbide, diamond, gallium nitride and gallium 
arsenide. 
wherein releasing the MEMS device comprises removing 
the silicon dioxide sacrificial layer in a hydrofluoric 
acid. 
2. The method recited in claim 1 wherein the transistor-
based circuit is a CMOS circuit. 
3. The method recited in claim 1 further comprising: 
attaching the handle layer to another substrate, thereby 
forming an enclosed sealed cavity in which the MEMS 20 
device is disposed. 
4. The method recited in claim 3 further comprising: 
disposing a getter material in the enclosed sealed cavity. 
20. The method recited in claim 19 further comprising: 
attaching the handle layer to another substrate, thereby 
forming an enclosed sealed cavity in which the MEMS 
device is disposed. 
21. The method recited in claim 20 further comprising: 
disposing a getter material in the enclosed sealed cavity. 
22. The method recited in claim 16 wherein releasing the 
5. The method recited in claim 1 wherein the device layer 
of the substrate is a semiconductor selected from a group 
including single crystalline silicon, poly-crystalline silicon, 
silicon carbide, diamond, gallium nitride and gallium ars-
enide. 
MEMS device from the substrate comprises removing a sili-
25 con dioxide sacrificial layer in a hydrofluoric acid. 
6. The method recited in claim 1 wherein the MEMS device 
comprises a resonator. 
7. The method recited in claim 1 wherein the etch resistant 
layer comprises a low-pressure chemical vapor deposited 
(LPCVD) hydrofluoric acid resistant layer. 
8. The method recited in claim 1 wherein the etch resistant 
layer comprises a silicon nitride layer. 
9. The method recited in claim 1 wherein the etch resistant 
layer comprises a polysilicon layer. 
10. The method recited in claim 1 wherein the semicon-
ductor-on-insulator substrate comprises a silicon-on-silicon 
dioxide substrate. 
11. The method of claim 1, further comprising: 
covering the transistor-based circuit and the MEMS device 
with a masking layer, wherein the masking layer is resis-
tant to the etchant and further protects the transistor-
based circuit from the etchant. 
30 
35 
40 
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23. A method for encapsulating and integrating nano- and/ 
or micro-electromechanical systems (MEMS) comprising: 
providing a semiconductor-on-insulator substrate com-
prising a handle layer, a device layer, and an insulating 
layer disposed between the handle and device layers; 
fabricating a transistor-based circuit in the device layer; 
fabricating a MEMS device in the device layer; 
covering the MEMS device with an etch resistant layer; 
etching the handle layer beneath the MEMS device using 
the insulating layer as an etch stop; and 
releasing the MEMS device from the device layer through 
the backside of the substrate using an etchant, wherein 
the etch-resistant layer is resistant to the etchant and the 
etch-resistant layer protects the transistor-based circuit 
from the etchant, 
wherein the etch resistant layer extends over the MEMS 
device on a frontside of the substrate, wherein the etch 
resistant layer extends through the device layer and con-
tacts the handle layer. 
24. The method of claim 23, further comprising: 
attaching the handle layer to another substrate, thereby 
forming an enclosed sealed cavity in which the MEMS 
device is disposed. 
12. The method of claim 1, wherein the etch resistant layer 
extends over the MEMS device ona frontside of the substrate, 
wherein the etch resistant layer extends through the device 
layer. 
13. The method of claim 12, wherein the etch resistant 
layer contacts the handle layer. 
25. The method recited in claim 23, wherein releasing the 
50 MEMS device comprises removing a sacrificial layer from 
the device layer using the etchant. 
14. The method of claim 1, wherein the etch resistant layer 
is spaced apart from a movable portion of the MEMS device. 
15. The method of claim 1, further comprising: 
forming, in the device layer, a sacrificial layer that immo- 55 
bilizes the MEMS device, 
wherein releasing the MEMS device comprises removing 
the sacrificial layer through the backside of the substrate 
using the etchant. 
26. The method of claim 25, wherein the sacrificial layer 
comprises silicon dioxide and the etchant comprises hydrof-
luoric acid. 
27. The method of claim 23, further comprising: 
covering the transistor-based circuit and the MEMS device 
with an unpatterned masking layer, 
wherein the unpatterned masking layer is resistant to the 
etchant and protects the transistor-based circuit from the 
etchant. 
28. The method of claim 23, wherein the etch resistant 
layer comprises a material selected from the group consisting 
of silicon nitride and polysilicon. 
16. A method for encapsulating and integrating nano and/ 60 
or microelectromechanical systems (MEMS) comprising: 
providing a semiconductor-on-insulator substrate com-
prising a handle layer, a device layer, and an insulating 
layer disposed between the handle and device layers; 
fabricating a transistor-based circuit in the device layer; 
covering the transistor-based circuit with a masking layer; 
29. The method of claim 23, wherein the etch resistant 
65 layer is formed by low-pressure chemical vapor deposition. 
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